作者: Viswanathan Subramanian , Van-Hoang Do , Wilhelm Keusgen , Georg Boeck
DOI: 10.1109/EMICC.2007.4412651
关键词:
摘要: This work presents an active downconverter targeted for integration in 60 GHz high speed data communication RF front-ends. The designed has been realized 0.25 mum SiGe BiCMOS technology with ft around 200 GHz. consists of a single balanced mixer on-chip balun differential to ended conversion. High linearity and bandwidth are the main design goals rather than gain. A clear-cut investigation applied bottom up approach was presented emphasis on modeling critical signal path interconnects, matching filtering components. methodologies will be justified by comparing measured simulated performances. At input 1-dB power compression -5 dBm, 2.5 dB conversion gain variation 2 from 50 70 GHz, measured. Current consumption core is 4.7 mA 3.3 V supply chip area 0.48 mm2.