Charge-retaining transistor, array of memory cells, and methods of forming a charge-retaining transistor
作者： D. V. Nirmal Ramaswamy
DOI:
关键词:
摘要: A charge-retaining transistor includes a control gate and an inter-gate dielectric alongside the gate. charge-storage node of first semiconductor material dielectric. Islands charge-trapping are material. An oxidation-protective is islands. Second material, some different composition from that Tunnel node. Channel tunnel Additional embodiments, including methods, disclosed.
lens.org 参考文章(76)
Jin-kwan Lee, Gyung-jin Min, Seong-soo Lee, Yoo-Chul Kong, Method of forming fine pattern and method of manufacturing semiconductor device ,(2012)
Mark D. Hall, Mehul D. Shroff, Multi-state non-volatile memory cell integration and method of operation ,(2011)
Yen-Hao Shih, Tien-Yen Wang, Hsiang-Lan Lung, Hang-Ting Lue, Ming Hsiu Lee, Erh-Kun Lai, 3d two-bit-per-cell nand flash memory ,(2010)
Won Bo Shim, Byung-gook Park, Seongjae Cho, 3D stacked array having cut-off gate line and fabrication method thereof ,(2011)
Nirmal Ramaswamy, Charge storage nodes with conductive nanodots ,(2010)
Fumitaka Arai, Riichiro Shirota, Nonvolatile semiconductor memory and process of producing the same ,(2007)
John K. Zahurak, Sanh D. Tang, Semiconductor charge storage apparatus and methods ,(2011)
Seoung-Woo Kuk, Kang-Jae Lee, Vertical channel type nonvolatile memory device and method for fabricating the same ,(2010)
Theodore T. Pekny, Memory array with a pair of memory-cell strings to a single conductive pillar ,(2009)
Nishant Sinha, Sanh D. Tang, John Zahurak, Multi-cell vertical memory nodes ,(2009)