Noise analysis of continuous-time /spl Sigma//spl Delta/ modulators with switched-capacitor feedback DAC

作者: P. Silva , K. Makinwa , J. Huijsing , L. Breems

DOI: 10.1109/ISCAS.2006.1693453

关键词:

摘要: This paper discusses the calculation of input referred noise contribution a switched-capacitor (SC feedback DAC to continuous-time (CT) sigma-delta (/spl Sigma//spl Delta/) modulator. Such hybrid CT/SC modulator combines high speed and implicit anti-aliasing filter CT loop with greater jitter immunity SC DAC. A simple expression for total circuit this type /spl Delta/ is derived.

参考文章(8)
Steven R. Norsworthy, Richard Schreier, Gabor C. Temes, Delta-Sigma Data Converters telecommunications and signal processing. pp. 317- 339 ,(1996) , 10.1109/9780470544358
E.J. vanderZwan, E.C. Dijkmans, A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range international solid-state circuits conference. ,vol. 31, pp. 1873- 1880 ,(1996) , 10.1109/4.545807
C.A. Gobet, Spectral distribution of a sampled 1st-order lowpass filtered white noise Electronics Letters. ,vol. 17, pp. 720- 721 ,(1981) , 10.1049/EL:19810505
C.-A. Gobet, A. Knob, Noise analysis of switched capacitor networks IEEE Transactions on Circuits and Systems. ,vol. 30, pp. 37- 43 ,(1983) , 10.1109/TCS.1983.1085282
Hai Tao, L. Toth, J.M. Khoury, Analysis of timing jitter in bandpass sigma-delta modulators IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 46, pp. 991- 1001 ,(1999) , 10.1109/82.782040
M. Ortmanns, F. Gerfers, Y. Manoli, A continuous-time /spl Sigma//spl Delta/ Modulator with reduced sensitivity to clock jitter through SCR feedback IEEE Transactions on Circuits and Systems. ,vol. 52, pp. 875- 884 ,(2005) , 10.1109/TCSI.2005.846227
M. Ortmanns, Y. Manoli, F. Gerfers, A continuous–time sigma–delta modulator with reduced jitter sensitivity european solid-state circuits conference. pp. 287- 290 ,(2002)