Etch-back apparatus for integrated circuit failure analysis

作者: Valluri R. M. Rao , William Baerg

DOI:

关键词:

摘要: An apparatus and a method to inhibit sputtering of undesirable material onto dielectric layer an integrated circuit being etched. After exposing the within its package, leads are electrically coupled together by metallic foil. The foil is wrapped about package also provide thermal coupling, however, left exposed. Then, placed etch-resilient plate disposed atop cathode electrode. opening in allows direct placement cathode. cover above circuit, but has expose circuit. During etching, inhibits from leads, preform bond wires.

参考文章(4)
Donald O. Smith, David M. Walker, John R. Burgess, Low defect etching of patterns using plasma-stencil mask ,(1985)
Nobuo Hisada, Tadashi Satou, Shiyunichi Uchiumi, Toshirou Fukuda, Kouji Sakai, Cement hardening drying shrinkage preventing agent ,(1980)
Takanashi Youji, CONTAINER FOR PACKING ,(1982)