Ranking of Suspect Faulty Blocks Using Dataflow Analysis and Dempster-Shafer Theory for the Diagnosis of Board-Level Functional Failures

作者: Hongxia Fang , Zhiyuan Wang , Xinli Gu , Krishnendu Chakrabarty

DOI: 10.1109/ETS.2011.23

关键词:

摘要: Despite recent advances in structural test methods, the diagnosis of root cause board-level failures for functional tests remains a major challenge. A promising approach to address this problem is carry out fault two phases -- suspect faulty components on board or modules within (together referred as blocks paper) are first identified and ranked, then fine-grained used target ranked order. We propose new method based dataflow analysis Dempster-Shafer theory ranking phase diagnosis. The proposed transforms information derived from one failure into multiple-stage by partitioning given multiple stages. measure "belief" assigned each block knowledge failing stage, subsequently aggregate beliefs Blocks with higher at top candidate list. Simulations an industry design network interface application show that can provide accurate most failures.

参考文章(15)
Abramovici, Breuer, Multiple Fault Diagnosis in Combinational Circuits Based on an Effect-Cause Analysis IEEE Transactions on Computers. ,vol. 29, pp. 451- 460 ,(1980) , 10.1109/TC.1980.1675604
Toai Vo, Zhiyuan Wang, Ted Eaton, Pradipta Ghosh, Huai Li, Young Lee, Weili Wang, Hongshin Jun, Rong Fang, Dan Singletary, Xinli Gu, Design for Board and System Level Structural Test and Diagnosis international test conference. pp. 1- 10 ,(2006) , 10.1109/TEST.2006.297631
Marcelo Lubaszewski, Erika Cota, Special session 12B: Embedded tutorial test and fault tolerance of networks-on-chip vlsi test symposium. pp. 354- 354 ,(2010) , 10.1109/VTS.2010.5469530
Zhaobo Zhang, Zhanglei Wang, Xinli Gu, Krishnendu Chakrabarty, Board-level fault diagnosis using Bayesian inference 2010 28th VLSI Test Symposium (VTS). pp. 244- 249 ,(2010) , 10.1109/VTS.2010.5469569
H. Hao, K. Bhabuthmal, Clock controller design in SuperSPARC II microprocessor international conference on computer design. pp. 124- 129 ,(1995) , 10.1109/ICCD.1995.528800
P. Maxwell, I. Hartanto, L. Bentz, Comparing functional and structural tests international test conference. pp. 400- 407 ,(2000) , 10.1109/TEST.2000.894231
Miron Abramovici, Paul Bradley, Kumar Dwarakanath, Peter Levin, Gerard Memmi, Dave Miller, A reconfigurable design-for-debug infrastructure for SoCs design automation conference. pp. 7- 12 ,(2006) , 10.1145/1146909.1146916
W. Kent Fuchs, Srikanth Venkataraman, A deductive technique for diagnosis of bridging faults international conference on computer aided design. pp. 562- 567 ,(1997) , 10.5555/266388.266552
A. Carbine, D. Feltham, Pentium(R) Pro processor design for test and debug international test conference. pp. 294- 303 ,(1997) , 10.1109/TEST.1997.639630
C. O'Farrill, M. Moakil-Chbany, B. Eklow, Optimized reasoning-based diagnosis for non-random, board-level, production defects international test conference. pp. 7- ,(2005) , 10.1109/TEST.2005.1583974