摘要: … Because of their internal structure they need one MixColumns multiplier and two … It uses 16 instances of a data cell that stores 8 bits per cell. The cell contains a MixColumns multiplier …
core.ac.uk
elsevier.com
sci-hub.se 参考文章(5)
Joan Daemen, Vincent Rijmen, The Design of Rijndael Springer-Verlag New York, Inc.. ,(2002) , 10.1007/978-3-662-04722-4
Paweł Chodowiec, Kris Gaj, Very Compact FPGA Implementation of the AES Algorithm cryptographic hardware and embedded systems. pp. 319- 333 ,(2003) , 10.1007/978-3-540-45238-6_26
Johannes Wolkerstorfer, Elisabeth Oswald, Mario Lamberger, An ASIC Implementation of the AES SBoxes the cryptographers track at the rsa conference. pp. 67- 78 ,(2002) , 10.1007/3-540-45760-7_6
Akashi Satoh, Sumio Morioka, Kohji Takano, Seiji Munetoh, A Compact Rijndael Hardware Architecture with S-Box Optimization international conference on the theory and application of cryptology and information security. ,vol. 2248, pp. 239- 254 ,(2001) , 10.1007/3-540-45682-1_15
S. Mangard, M. Aigner, S. Dominikus, A highly regular and scalable AES hardware architecture IEEE Transactions on Computers. ,vol. 52, pp. 483- 491 ,(2003) , 10.1109/TC.2003.1190589