Method of forming floating-gate memory cell having trench structure with ballistic-charge injector, and the array of memory cells made thereby

作者: Chih-Hsin Wang

DOI:

关键词:

摘要: A method of forming an array floating gate memory cells, and formed thereby, wherein each cell includes electrical conductive in a trench semiconductor substrate, control having portion disposed over insulated from the gate. An tunneling is by insulating layer to form tri-layer structure permitting both electron hole charges through at similar rate. Spaced apart source drain regions are with region adjacent lower gate, upper channel therebetween along sidewall trench.

参考文章(35)
Hideaki Fujiwara, Hideharu Nagasawa, Shoji Sudo, Takashi Hiroshima, Semiconductor memory and method of operating semiconductor memory ,(2000)
Jane A. Yater, Erwin J. Prinz, Alexander B. Hoefler, Craig T. Swift, Bruce L. Morton, Ko-Min Chang, Program and erase in a thin film storage non-volatile memory ,(2002)
Eliyahou Harari, Jack H. Yuan, George Samachisa, Processing techniques for making a dual floating gate EEPROM cell array ,(1999)
Andrei Mihnea, Paul J. Rudeck, Chun Chen, Flash memory cell for high efficiency programming ,(2001)
Di-Son Kuo, Satyendranath Mukherjee, Len-Yuan Tsou, Electrically erasable and programmable read only memory with trench structure ,(1991)