A high-resolution time interpolator based on a delay locked loop and an RC delay line
作者： M. Mota , J. Christiansen
DOI: 10.1109/4.792603
关键词:
摘要: … 1) the reference clock is propagated through a voltage controlled delay line. The delayed signal at the end of the delay line is compared with the reference input. If a delay different from …
core.ac.uk
harvard.edu
sci-hub.se 参考文章(11)
T.A. Knotts, D. Chu, J. Sommer, A 500 MHz time digitizer IC with 15.625 ps resolution international solid-state circuits conference. pp. 58- 59 ,(1994) , 10.1109/ISSCC.1994.344727
S. Kuboki, K. Kato, N. Miyakawa, K. Matsubara, Nonlinearity analysis of resistor string A/D converters IEEE Transactions on Circuits and Systems. ,vol. 29, pp. 383- 390 ,(1982) , 10.1109/TCS.1982.1085168
Y. Arai, M. Ikeno, A time digitizer CMOS gate-array with a 250 ps time resolution IEEE Journal of Solid-state Circuits. ,vol. 31, pp. 212- 220 ,(1996) , 10.1109/4.487998
M.G. Johnson, E.L. Hudson, A variable delay line PLL for CPU-coprocessor synchronization IEEE Journal of Solid-state Circuits. ,vol. 23, pp. 1218- 1223 ,(1988) , 10.1109/4.5947
O. Sasaki, T. Taniguchi, T.K. Ohska, H. Kurashige, A high resolution TDC in TKO box system IEEE Transactions on Nuclear Science. ,vol. 35, pp. 342- 347 ,(1988) , 10.1109/23.12739
M. Mota, J. Christiansen, A four-channel self-calibrating high-resolution time to digital converter international conference on electronics circuits and systems. ,vol. 1, pp. 409- 412 ,(1998) , 10.1109/ICECS.1998.813351
T.E. Rahkonen, J.T. Kostamovaara, The use of stabilized CMOS delay lines for the digitization of short time intervals IEEE Journal of Solid-state Circuits. ,vol. 28, pp. 887- 894 ,(1993) , 10.1109/4.231325
J. Doernberg, H.-S. Lee, D.A. Hodges, Full-speed testing of A/D converters IEEE Journal of Solid-State Circuits. ,vol. 19, pp. 820- 827 ,(1984) , 10.1109/JSSC.1984.1052232
M.J.M. Pelgrom, A.C.J. Duinmaijer, A.P.G. Welbers, Matching properties of MOS transistors IEEE Journal of Solid-state Circuits. ,vol. 24, pp. 1433- 1439 ,(1989) , 10.1109/JSSC.1989.572629
J. Christiansen, An integrated high resolution CMOS timing generator based on an array of delay locked loops IEEE Journal of Solid-state Circuits. ,vol. 31, pp. 952- 957 ,(1996) , 10.1109/4.508208