Ultralow power, noise immune stacked‐double stage clocked‐inverter domino technique for ultradeep submicron technology
作者： Sapna Rani Ghimiray , Preetisudha Meher , Pranab Kishore Dutta
DOI: 10.1002/CTA.2524
关键词:
摘要:
sci-hub.se 参考文章(21)
Mohammad Asyaei, A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology Integration. ,vol. 51, pp. 61- 71 ,(2015) , 10.1016/J.VLSI.2015.06.003
F. Mendoza-Hernandez, M. Linares-Aranda, V. Champac, Noise-tolerance improvement in dynamic CMOS logic circuits IEE Proceedings - Circuits, Devices and Systems. ,vol. 153, pp. 565- 573 ,(2006) , 10.1049/IP-CDS:20050292
Ali Peiravi, Mohammad Asyaei, Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates Integration. ,vol. 45, pp. 22- 32 ,(2012) , 10.1016/J.VLSI.2011.07.002
Ali Peiravi, Mohammad Asyaei, Current-Comparison-Based Domino: New Low-Leakage High-Speed Domino Circuit for Wide Fan-In Gates IEEE Transactions on Very Large Scale Integration Systems. ,vol. 21, pp. 934- 943 ,(2013) , 10.1109/TVLSI.2012.2202408
V.G. Oklobdzija, R.K. Montoye, Design-performance trade-offs in CMOS-domino logic IEEE Journal of Solid-state Circuits. ,vol. 21, pp. 304- 306 ,(1986) , 10.1109/JSSC.1986.1052519
Naresh Shanbhag, K. Soumyanath, Samuel Martin, Reliable low-power design in the presence of deep submicron noise (embedded tutorial session) Proceedings of the 2000 international symposium on Low power electronics and design - ISLPED '00. pp. 295- 302 ,(2000) , 10.1145/344166.344642
Mahshid Nasserian, Mohammad Kafi-Kangi, Mohammad Maymandi-Nejad, Farshad Moradi, A low-power fast tag comparator by modifying charging scheme of wide fan-in dynamic OR gates Integration. ,vol. 52, pp. 129- 141 ,(2016) , 10.1016/J.VLSI.2015.09.004
R.I. Bahar, Hui-Yuan Song, K. Nepal, J. Grodstein, Symbolic failure analysis of complex CMOS circuits due to excessive leakage current and charge sharing IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 24, pp. 502- 515 ,(2005) , 10.1109/TCAD.2005.844105
C.H. Kim, K. Roy, S. Hsu, R. Krishnamurthy, S. Borkar, A process variation compensating technique with an on-die leakage current sensor for nanometer scale dynamic circuits IEEE Transactions on Very Large Scale Integration Systems. ,vol. 14, pp. 646- 649 ,(2006) , 10.1109/TVLSI.2006.878226
Farshad Moradi, Tuan Vu Cao, Elena I. Vatajelu, Ali Peiravi, Hamid Mahmoodi, Dag T. Wisland, Domino logic designs for high-performance and leakage-tolerant applications Integration. ,vol. 46, pp. 247- 254 ,(2013) , 10.1016/J.VLSI.2012.04.005