Modified-layer eprom cell
作者： Trudy Benjamin
DOI:
关键词:
摘要: An EPROM cell includes a semiconductor substrate, having source and drain regions, floating gate, including semiconductive polysilicon layer electrically interconnected with first metal layer, control second layer. The gate is disposed adjacent to the regions separated from substrate by dielectric of capacitively coupled therebetween.
lens.org 参考文章(52)
Chia-Chen Liu, Ling-Sung Wang, EPROM cell structure and a method for forming the EPROM cell structure ,(1999)
Min-Hwa Chi, Method of making stacked gate memory cell structure ,(1997)
Zaldivar Jose Solo De, Nicht-flüchtiger Halbleiterspeicher ,(2003)
Martin H. Manley, Split gate EPROM cell using polysilicon spacers ,(1991)
Gary Hong, Joe Ko, Chih-Hung Lin, Method of fabricating EPROM memory by individually forming gate oxide and coupling insulator ,(1996)
Hartwig W. Thim, Logic circuit arrangement with field effect transistors matched thereto ,(1985)
Yoshimi Masanori, Yamagata Satoru, MANUFACTURING METHOD OF NON-VOLATILE SEMICONDUCTOR MEMORY ,(2002)
Eiji Uchida, 英次 内田, Nonvolatile storage device and its manufacture ,(1998)
Haruyama Seishu, NON-VOLATILE MEMORY CELL ,(2002)