Identifying layout regions susceptible to fabrication issues by using range patterns

摘要: A range pattern is matched to a block of an IC layout by slicing the and pattern, followed comparing sequence widths slices width ranges if any slice falls outside corresponding then does not match pattern. If comparison succeeds, further comparisons are made between lengths fragments in each length slices. fragment all within their respective ranges, matches although additional constraints checked some embodiments.