Fast lithography compliance check for place and route optimization

作者: Gerard Lukpat , Alexander Miloslavsky

DOI:

关键词:

摘要: A computer is programmed to use at least one rule identify from within a layout of an IC design, set regions likely fail if fabricated unchanged. An example such detection check for presence two neighbors neither which fully overlaps short wire or end long wire. The uses another change region in the regions, obtain second less identified regions. correction elongate neighbors. may perform optical checking (ORC) any order relative application rules, e.g. ORC can be performed between rules and i.e. individually on each prior correction.

参考文章(43)
Frantisek Franek, Christopher G. Jennings, William F. Smyth, A Simple Fast Hybrid Pattern-Matching Algorithm Combinatorial Pattern Matching. pp. 288- 297 ,(2005) , 10.1007/11496656_25
Koji Hashimoto, Takeshi Ito, Takahiro Ikeda, Apparatus and method for verifying an integrated circuit pattern ,(2004)
Thierry Lecroq, Christian Charras, Handbook of Exact String Matching Algorithms ,(2004)
Charles H. Wallace, Swaminathan (Sam) Sivakumar, Paul A. Nyhus, Sub-resolution assist features ,(2004)
Jason Hibbeler, Robert F. Walker, Michael S. Gray, Mervyn Y. Tan, Daniel N. Maynard, Albert M. Chu, Faye D. Baker, Robert J. Allen, IC layout optimization to improve yield ,(2006)
Eugene Shifrin, Gordon Rouse, Brian Duffy, Kais Maayah, Ashok Kulkarni, Methods and systems for determining a position of inspection data in design data space ,(2007)