Domino gate with modified voltage keeper

作者: Jinhui Wang , Wuchen Wu , Na Gong , Ligang Hou

DOI: 10.1109/ISQED.2010.5450538

关键词:

摘要: Using both the modified supply voltage and body voltage, an optimized keeper technique is presented in this paper to tradeoff performance of domino OR gates. The simulation results show that novel can highly improve power/speed efficiency robustness noise. In addition, because employment biased enables minimize effect strong process parameter variation.

参考文章(8)
Yuh-Fang Tsai, N. Vijaykrishnan, Yuan Xie, M.J. Irwin, Influence of leakage reduction techniques on delay/leakage uncertainty international conference on vlsi design. pp. 374- 379 ,(2005) , 10.1109/ICVD.2005.111
Rajesh Kumar, Interconnect and noise immunity design for the Pentium/spl reg/ 4 processor design automation conference. pp. 938- 943 ,(2003) , 10.1145/775832.776068
V. Kursun, E.G. Friedman, Forward body biased keeper for enhanced noise immunity in domino logic circuits international symposium on circuits and systems. ,vol. 2, pp. 917- 920 ,(2004) , 10.1109/ISCAS.2004.1329422
S. Rusu, G. Singer, The first IA-64 microprocessor IEEE Journal of Solid-state Circuits. ,vol. 35, pp. 1539- 1544 ,(2000) , 10.1109/4.881197
Z. Liu, V. Kursun, Leakage Power Characteristics of Dynamic Circuits in Nanometer CMOS Technologies IEEE Transactions on Circuits and Systems Ii-express Briefs. ,vol. 53, pp. 692- 696 ,(2006) , 10.1109/TCSII.2006.876463
Na Gong, Baozeng Guo, Jianzhong Lou, Jinhui Wang, Analysis and optimization of leakage current characteristics in sub-65nm dual Vt footed domino circuits Microelectronics Journal. ,vol. 39, pp. 1149- 1155 ,(2008) , 10.1016/J.MEJO.2008.01.028
Walid Elgharbawy, Pradeep Golconda, Magdy Bayoumi, Noise-tolerant high fan-in dynamic CMOS circuit design Proceedings of the 15th ACM Great Lakes symposium on VLSI - GLSVSLI '05. pp. 134- 137 ,(2005) , 10.1145/1057661.1057694
H. Mahmoodi-Meimand, K. Roy, Diode-footed domino: a leakage-tolerant high fan-in dynamic circuit design style IEEE Transactions on Circuits and Systems. ,vol. 51, pp. 495- 503 ,(2004) , 10.1109/TCSI.2004.823665