Transistor fabrication method

作者: Sailesh Chittipeddi , Taeho Kook , Avinoam Kornblit

DOI:

关键词:

摘要: A method of forming low stack height transistors having controllable linewidth in an integrated circuit without channeling is disclosed. disposable hardmask doped glass utilized to define the gate and subsequently protect (and underlying substrate) during ion implantation which forms source drains. variety silicided non-silicided) structures may be formed.

参考文章(38)
Heinrich J. Zeininger, Christoph Zeller, Wilfried Hänsch, Udo Schwalke, Method of forming shallow junctions in field effect transistors ,(1992)
Chang-Ming Dai, Jau-Hwang Ho, Lou G. Chine, Reduced notching of polycide gates using silicon anti reflection layer ,(1995)
Shibata Tadashi, Iizuka Hisakazu, Method for manufacturing a semiconductor device ,(1981)
Kobayashi Toshimasa, Nakayama Norikazu, Kawai Hiroharu, Matsuda Osamu, SEMICONDUCTOR DEVICE AND ITS MANUFACTURE ,(1997)