Loop delay and jitter in continuous-time delta sigma modulators

作者: J.A. Cherry , W.M. Snelgrove

DOI: 10.1109/ISCAS.1998.704585

关键词:

摘要: The effect of certain fundamental nonidealities on the resolution a continuous-time (CT) delta sigma modulator are examined in this paper. We start by talking about equivalence between an ideal CT and its discrete-time (DT) counterpart, then consider quantizer/DAC propagation delay, clock jitter, recently-identified phenomenon signal-dependent jitter performance.

参考文章(12)
F. Murden, R. Gosser, 12b 50MSample/s two-stage A/D converter international solid-state circuits conference. pp. 278- 279 ,(1995) , 10.1109/ISSCC.1995.535555
J. Candy, A Use of Double Integration in Sigma Delta Modulation IEEE Transactions on Communications. ,vol. 33, pp. 249- 258 ,(1985) , 10.1109/TCOM.1985.1096276
H. Wang, A geometric view of Sigma Delta modulations IEEE Transactions on Circuits and Systems Ii: Analog and Digital Signal Processing. ,vol. 39, pp. 402- 405 ,(1992) , 10.1109/82.145302
J.F. Jensen, G. Raghavan, A.E. Cosand, R.H. Walden, A 3.2-GHz second-order delta-sigma modulator implemented in InP HBT technology IEEE Journal of Solid-state Circuits. ,vol. 30, pp. 1119- 1127 ,(1995) , 10.1109/4.466070
M. Erbar, M. Rieger, H. Schemmann, A 1.28-GHz sigma-delta modulator for video A/D-conversion international conference on consumer electronics. ,vol. 42, pp. 357- 361 ,(1996) , 10.1109/30.536131
J.A. Cherry, W.M. Snelgrove, Approaches to simulating continuous-time delta sigma modulators international symposium on circuits and systems. ,vol. 1, pp. 587- 590 ,(1998) , 10.1109/ISCAS.1998.704581
J. Nedved, J. Vanneuville, D. Gevaert, J. Sevenhans, A transistor-only switched current sigma-delta A/D converter for a CMOS speech CODEC IEEE Journal of Solid-state Circuits. ,vol. 30, pp. 819- 822 ,(1995) , 10.1109/4.391123
Philippe Benabes, Richard Kielbasa, Mansour Keramat, A methodology for designing continuous-time sigma-delta modulators european design and test conference. pp. 46- 50 ,(1997) , 10.5555/787260.787648
R.T. Baird, T.S. Fiez, A low oversampling ratio 14-b 500-kHz /spl Delta//spl Sigma/ ADC with a self-calibrated multibit DAC IEEE Journal of Solid-state Circuits. ,vol. 31, pp. 312- 320 ,(1996) , 10.1109/4.494193