作者: Malcolm A. Mumme
DOI:
关键词:
摘要: A mesh processor array including a plurality of one-bit cells arranged in matrix. Each receives inputs from adjacent processors or external sources and performs logical function involving its own present state the thereto. Control circuitry provides control information indicative to be performed each parallel, pattern selection enables selected ones respond information.