Memory hub bypass circuit and method
作者： Joseph M. Jeddeloh
DOI:
关键词:
摘要: A computer system and a method used to access data from plurality of memory devices with hub. The includes modules coupled hub controller. Each the devices. sequencer bypass circuit. When is busy servicing one or more requests, generates couples requests not multiple circuit portion each remaining
google.com.mx参考文章(271)
Steven J. Brunelle, Saeed Momenpour, Reversed memory module socket and motherboard incorporating same ,(2001)
Eric C. Hannah, Echo reduction on bit-serial, multi-drop bus ,(1999)
Danny Chin, Kazuo Katsuki, Donald J. Sauer, Bus structure for multiprocessor system having separated processor section and control/memory section ,(1994)
William E. Steels, Jose J. Picazo, Network hub with integrated bridge ,(1992)
Wendell P. Noble, Semiconductor structure having an optical signal path in a substrate and method for forming the same ,(1997)
Mark Horowitz, Michael Farmwald, Apparatus for synchronously generating clock signals in a data processing system ,(1992)
Ingrid Zulma Benoit Van De Voorde, Denis Julien Gilles Mestdagh, Protection arrangement for an optical transmitter/receiver device ,(1992)
Karl H. Mauritz, Paul S. Levy, System having multiple agents on optical and electrical bus ,(2002)
Victor Key Pecone, Controller data sharing using a modular DMA architecture ,(2001)
Jeffrey Jay Rooney, Dynamic buffer allocation for a computer system ,(1997)