Method of reducing sub-threshold leakage in circuits during standby mode

摘要: A dynamic logic circuit having reduced sub-threshold leakage current during standby mode comprises a connection to at least one upper power rail, lower precharge node, and an output node adapted be charged the potential of rail after signal is received node. latch on provided maintain along with input for receiving evaluation voltage or reduce rail. device coupled set which minimizes upon receipt