Enhanced interconnection to ceramic substrates

作者: Robert W. Pasco , Srinivasa S. N. Reddy , Rao V. Vallabhaneni

DOI:

关键词:

摘要: A semiconductor chip interposer increases fatigue life of interconnections between a first component having relatively high thermal coefficient expansion (TCE) and second low TCE. The includes thin metal plate plurality through holes, the TCE intermediate An insulation coating on is also included walls holes. electrical conductive material fills each insulated holes for interconnection component.

参考文章(16)
Toshitsugu Shimamoto, Jun-ichi Ito, Multilayer board and fabrication method thereof ,(1995)
Perwaiz Nihal, Gene J. Gaudenzi, Direct chip attach module (DCAM) ,(1992)
Solomon I. Beilin, Michael Guang-Tzong Lee, Wen-chou Vincent Wang, Chip and board stress relief interposer ,(1998)
Pieter Geldermans, Gangadhara Swami Mathad, Method of fabricating a chip interposer ,(1985)
Bradley S. Gremban, Robert H. Gephard, Janet E. Poetzinger, Richard B. Booth, David T. Shen, Parallel process interposer (PPI) ,(1993)
Frederick Richard Christie, David Wei Wang, Kostas I. Papathomas, Solder interconnection structure and process for making ,(1990)