Self aligned bump passivation
作者： W C William , Koutney
DOI:
关键词:
摘要: A method of fabricating multiple conductor layers utilizing the same seed layer is described. In an embodiment a stud bump structure described in which encapsulated by passivation layer. By forming prior to layer, height extending from top surface can be controlled.
参考文章(29)
Stefan Scheinert, VOIP Hub Using Existing Audio or Video Systems ,(2006)
Paul J. Steffan, Allen S. Yu, Electroless plated semiconductor vias and channels ,(1999)
Xinhui Niu, Nickhil Jakatdar, Lawrence Lane, Measurement of metal electroplating and seed layer thickness and profile ,(2001)
Roy Yu, Kimberley A. Kelly, Peter A. Franklin, Frank R. Morelli, Arthur G. Merryman, Yeeling L. Lee, Suryanarayana Kaja, Thomas A. Wassick, Kamalesh S. Desai, Process of top-surface-metallurgy plate-up bonding and rewiring for multilayer devices ,(2001)
Katsumi Yamaguchi, Takako Yamaguchi, Tomohiro Okazaki, Semiconductor device and bump formation method ,(2002)
Timothy H. Daubenspeck, Wolfgang Sauter, Edmund Juris Sprogis, Christopher David Muzzy, Jeffrey Peter Gambino, Post bump passivation for soft error protection ,(2005)
Kuo Lung Lei, Method for forming copper bump antioxidation surface ,(2003)
Shuangwu Huang, Pandi C. Marimuthu, Nathapong Suthiwongsunthorn, Semiconductor device and method of forming compliant polymer layer between UBM and conformal dielectric layer/RDL for stress relief ,(2008)
Ravindra Shenoy, Madhav Datta, Electroetching process for seed layer removal in electrochemical fabrication of wafers ,(1994)
Blenny Chang, Gil Huang, Hsiu-Mei Yu, Sung-Cheng Chiu, Method to reduce UBM undercut ,(2006)