Timing driven force directed placement with physical net constraints

作者: Karthik Rajagopal , Tal Shaked , Yegna Parasuram , Tung Cao , Amit Chowdhary

DOI: 10.1145/640000.640016

关键词:

摘要: This paper presents a new timing driven force directed placement algorithm that meets physical net length constraints as well on specific pin sets. It is the first precise half perimeter bounding box critical nets. builds work of Eisenmann et al. [12], adding model changes contribution constrained nets in quadratic programming problem, during solving for each generation step. We propose several methods selecting and constraining to achieve improved timing. Our suggests method with powerful tool convergence, achieving an average worst negative slack optimization exploitation 64% total 48% results 16 industry circuits from 1.5GHz microprocessor.

参考文章(22)
B.M. Riess, G.G. Ettelt, SPEED: fast and efficient timing driven placement international symposium on circuits and systems. ,vol. 1, pp. 377- 380 ,(1995) , 10.1109/ISCAS.1995.521529
J.M. Kleinhans, G. Sigl, F.M. Johannes, K.J. Antreich, GORDIAN: VLSI placement by quadratic programming and slicing optimization IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. ,vol. 10, pp. 356- 365 ,(1991) , 10.1109/43.67789
Andrew B. Kahng, Stefanus Mantik, Igor L. Markov, Min-max placement for large-scale timing optimization Proceedings of the 2002 international symposium on Physical design - ISPD '02. pp. 143- 148 ,(2002) , 10.1145/505388.505423
Dennis Sylvester, Kurt Keutzer, Getting to the bottom of deep submicron international conference on computer aided design. pp. 203- 211 ,(1998) , 10.1145/288548.288614
Hans Eisenmann, Frank M. Johannes, Generic global placement and floorplanning design automation conference. pp. 269- 274 ,(1998) , 10.1145/277044.277119
Shih-Lian Ou, Massoud Pedram, Timing-driven placement based on partitioning with dynamic cut-net control design automation conference. pp. 472- 476 ,(2000) , 10.1145/337292.337548
A. Srinivasan, K. Chaudhary, E.S. Kuh, RITUAL: a performance driven placement algorithm for small cell ICs international conference on computer aided design. pp. 48- 51 ,(1991) , 10.1109/ICCAD.1991.185188
Xiaojian Yang, Bo-Kyung Choi, M. Sarrafzadeh, A standard-cell placement tool for designs with high row utilization international conference on computer design. pp. 45- 47 ,(2002) , 10.1109/ICCD.2002.1106746
Bill Halpin, CY Roger Chen, Naresh Sehgal, None, Timing driven placement using physical net constraints Proceedings of the 38th conference on Design automation - DAC '01. pp. 780- 783 ,(2001) , 10.1145/378239.379065