Transaction flow control mechanism for a bus bridge
作者： Clarence Rosser Ogilvie , Charles S. Woodruff
DOI:
关键词:
摘要: A transaction flow control mechanism is disclosed for a bus bridge in high speed computer system with interface graphics processor. preferred embodiment provides the between GPUL PowerPC microprocessor from International Business Machines Corporation (IBM) and interface. of invention transceiver on multi-chip module.
lens.org 参考文章(59)
Pascal A. Nsame, System-on-a-Chip structure having a multiple channel bus bridge ,(2000)
Puthiya K. Nizar, Khong S. Foo, Method and apparatus for supporting SDRAM memory ,(1999)
Jerry Don Lewis, John Steven Dodson, Ravi Kumar Arimilli, Forward progress on retried snoop hits by altering the coherency state of a local cache ,(1998)
Raphael Rom, Moshe Sidi, Asad Khamisy, Flow control using output port buffer allocation ,(1999)
Harm Peter Hofstee, Charles Ray Johns, Michael Norman Day, James Allan Kahle, David Shippy, Thuong Quang Truong, Memory management for real-time applications ,(2002)
Paul Breuder, Matthew A. Fisch, Derek T. Bachand, Snoop blocking for cache coherency ,(2003)
Brian S. Hausauer, Bassam Elkhoury, Christopher J. Pettey, Thomas R. Seeman, Dwight Riley, Bus-to-bus bridge in computer system, with fast burst memory range ,(1996)
Jack Benkual, William C. Athas, Joseph P. Bratt, Ron Ray Hochsprung, Pipelining cache-coherence operations in a shared-memory multiprocessing system ,(2002)
Eric G. Tausheck, Thomas A. Keaveny, Architecture for a high-performance network/bus multiplexer interconnecting a network and a bus that transport data using multiple protocols ,(1998)
Charles C. Stearns, Decompression of MPEG compressed data in a computer system ,(1995)