Exploring Use of NoC for Reconfigurable Video Coding
作者： Alpesh Patel , Hemangee K. Kapoor
DOI: 10.1109/VLSI.DESIGN.2010.80
关键词:
摘要: MPEG RVC is a standard under development which addresses the issues of standardization video coding tools and multi-format codec design. It likely to have SoC based solutions developed for in future. In this paper we evaluate Network on Chip (NoC) as an on-chip interconnection mechanism SoC. We use reference C code 2 AVC intra-only decoding, open source NoC named NoCem simulation. make new simulation platform over by using VHDL FLI. This allows us cycle accurate measurements. experiment with different input resolutions configurations measure network performance overhead reconfiguration. The results point that potential candidate
computer.org
sci-hub.se 参考文章(9)
Hyung Gyu Lee, Naehyuck Chang, Umit Y. Ogras, Radu Marculescu, On-chip communication architecture exploration ACM Transactions on Design Automation of Electronic Systems. ,vol. 12, pp. 1- 20 ,(2007) , 10.1145/1255456.1255460
Tobias Bjerregaard, Shankar Mahadevan, A survey of research and practices of Network-on-chip ACM Computing Surveys. ,vol. 38, pp. 1- 51 ,(2006) , 10.1145/1132952.1132953
Rishad A. Shafik, Paul Rosinger, Bashir M. Al-Hashimi, MPEG-based Performance Comparison between Network-on-Chip and AMBA MPSoC design and diagnostics of electronic circuits and systems. pp. 1- 6 ,(2008) , 10.1109/DDECS.2008.4538764
Ghislain Roquier, Matthieu Wipliez, Mickael Raulet, Jean-Francois Nezan, Olivier Deforges, Software synthesis of CAL actors for the MPEG reconfigurable Video Coding framework international conference on image processing. pp. 1408- 1411 ,(2008) , 10.1109/ICIP.2008.4712028
P.T. Wolkotte, G.J.M. Smit, N. Kavaldjiev, J.E. Becker, J. Becker, Energy Model of Networks-on-Chip and a Bus international symposium on system-on-chip. pp. 82- 85 ,(2005) , 10.1109/ISSOC.2005.1595650
Jer-Min Hsiao, Chun-Jen Tsai, Analysis of an SOC Architecture for MPEG Reconfigurable Video Coding Framework international symposium on circuits and systems. pp. 761- 764 ,(2007) , 10.1109/ISCAS.2007.377997
Graham Schelle, Dirk Grunwald, Exploring FPGA network on chip implementations across various application and network loads field-programmable logic and applications. pp. 41- 46 ,(2008) , 10.1109/FPL.2008.4629905
L. Benini, G. De Micheli, Networks on chips: a new SoC paradigm IEEE Computer. ,vol. 35, pp. 70- 78 ,(2002) , 10.1109/2.976921
R. Ho, K.W. Mai, M.A. Horowitz, The future of wires Proceedings of the IEEE. ,vol. 89, pp. 490- 504 ,(2001) , 10.1109/5.920580