Device and Technology Impact on Low Power Electronics
作者： Chenming Hu
DOI: 10.1007/978-1-4615-2307-9_2
关键词:
摘要: In this chapter, we will explore the interplay between device technology and low power electronics. For designers, study may contain lessons for how to optimize power. circuit a more accurate understanding of performance limitations new possibilities both present future should emerge from reading chapter.
springer.com
sci-hub.se 参考文章(6)
Norman G. Einspruch, Vlsi Electronics: Microstructure Science ,(1982)
Y. Mii, S. Wind, Y. Taur, Y. Lii, D. Klaus, J. Bucchignano, An ultra-low power 0.1 μm CMOS Proceedings of 1994 VLSI Technology Symposium. pp. 9- 10 ,(1994) , 10.1109/VLSIT.1994.324403
R. Moazzami, C. Hu, Projecting gate oxide reliability and optimizing reliability screens IEEE Transactions on Electron Devices. ,vol. 37, pp. 1643- 1650 ,(1990) , 10.1109/16.55751
C. Hu, Future CMOS scaling and reliability Proceedings of the IEEE. ,vol. 81, pp. 682- 689 ,(1993) , 10.1109/5.220900
B. K. Liew, N. W. Cheung, C. Hu, Electromigration Interconnect Lifetime under AC and Pulse DC Stress 27th International Reliability Physics Symposium. pp. 215- 219 ,(1989) , 10.1109/IRPS.1989.363389
Chenming HU, Silicon-on-Insulator for High Speed ULSI The Japan Society of Applied Physics. ,(1993) , 10.7567/SSDM.1993.S-II-1