SDRAM address translator
作者： Sheung-Fan Wen
DOI:
关键词:
摘要: A buffer manager divides a memory space into plurality of buffers. Each occupies sequential locations. The locations include start and an end address. To write data to buffer, the provides address burst size translator. translator converts SDRAM each is mapped different bank in memory.
lens.org 参考文章(11)
Andrew J. Castellano, Semi-synchronous dual port FIFO ,(1995)
Kevin J. Ryan, Jeffrey P. Wright, Memory device with multiple internal banks and staggered command execution ,(1996)
Timothy D. Davis, J. Scott Johnson, Dan E. Daugherty, Kent Bruce Waterson, Ahmed Masood, Roman Baker, Martin S. Michael, Mark Douglas Koether, Hon C. Fung, Combination of input output circuitry and local area network systems ,(1994)
Jonathan Shyi, Kenny Shen, Memory controller and method determining empty/full status of a FIFO memory using gray code counters ,(1992)
William K. Zuravleff, Timothy Robinson, Controller for a synchronous DRAM that maximizes throughput by allowing memory requests and commands to be issued out of order ,(1995)
Scott Schaefer, Brett Williams, Memory device having circuitry for initializing and reprogramming a control operation feature ,(1997)
Ronald T. Taylor, Michael E. Runas, Sudhir Sharma, Memory system with multiplexed input-output port and memory mapping capability ,(1996)
Hsuehchung Shelton Lu, Huei-Yi Fan, Tile memory mapping for increased throughput in a dual bank access DRAM ,(1996)
Gerold B. Hasler, Robert R. Fuqua, Dynamic storage hierarchy system ,(1973)