Memory device having circuitry for initializing and reprogramming a control operation feature
作者： Scott Schaefer , Brett Williams
DOI:
关键词:
摘要: A synchronous dynamic random access memory (SDRAM) device having a master control circuit for accepting first command and second an initialization reprogramming circuit. The generates signal in response to the command. responds initial programming of operation feature feature.
lens.org 参考文章(15)
Michael E. Runas, Dual bank memory system with output multiplexing and methods using the same ,(1995)
Scott Schaefer, Programmable dynamic random access memory (DRAM) ,(1994)
David L. Knierim, Variable access frame buffer memory ,(1985)
John K. Eitrheim, Marc A. Quattromani, Interleaved memory conflict resolution with accesses of variable bank widths and partial return of non-conflicting banks ,(1995)
Hans-Joerg Penzel, Integrated memory module having selectable operating functions ,(1980)
Robert D. Etchells, Jan Grinberg, Donald H. Close, Column shorted and full array shorted functional plane for use in a modular array processor and method for using same ,(1982)
James W. Plant, David J. Lowdermilk, Thomas J. Dvorak, Auxiliary microcontrol mechanism for increasing the number of different control actions in a microprogrammed digital data processor having microwords of fixed length ,(1976)
Jr. Michael C. Stephens, Method and apparatus for preventing invalid operating modes and an application to synchronous memory devices ,(1994)
Avshalom Houri, Ehud Shapiro, Method and apparatus for implementing a concurrent logic program ,(1992)