Preferential Dispatching Of Computer Program Instructions
作者： Timothy H. Heil , Brian L. Koehler , Eric O. Mejdrich
DOI:
关键词:
摘要: A computer processor that includes a plurality of execution pipelines, each pipeline including configuration one or more units the processor, characterized by an type, type determined according to types program instructions executed in pipeline; hardware threads execution, thread instruction types, sequences same interspersed with other types; and dispatcher capable dispatching preferentially during predefined preference period from preferred particular dependence upon whether presents sequence instructions, ready for thread, pipeline.
google.co.in 参考文章(36)
Yatin G. Mundkur, Anantakotiraju Vegesna, Jayachandra B. Avula, Peter H. Jewett, Vinay J. Naik, James E. Monaco, Processor which performs dynamic instruction scheduling at time of execution within a single clock cycle ,(1997)
Paul E. Schardt, Russell D. Hoover, Robert A. Shearer, Eric O. Mejdrich, Dynamic virtual software pipelining on a network on chip ,(2008)
Kourosh Gharachorloo, Andreas Nowatzyk, Luiz Andre Barroso, Scalable architecture based on single-chip multiprocessing ,(2001)
Erik E. Hagersten, Anders Landin, Performing virtual to global address translation in processing subsystem ,(2004)
Douglas B. Boyle, Michael D. Rostoker, Single chip multiprocessor architecture with internal task switching synchronization bus ,(1996)
Thomas L. Drabenstott, Gerald G. Pechanek, Juan Guillermo Revilla, David Carl Strube, Grayson Morris, METHODS AND APPARATUS FOR EFFICIENT SYNCHRONOUS MIMD OPERATIONS WITH iVLIW PE-to-PE COMMUNICATION ,(1998)
Richard H Scales, Loop cache memory and cache controller for pipelined microprocessors ,(2001)
Yoshio Turner, Paul Keltcher, Kenneth Mark Wilson, Method and system for creating secure address space using hardware memory router ,(2001)
Anant Agarwal, Transferring data in a parallel processing environment ,(2008)