Switchable PLL circuit
作者： Michael Drexler , Ralf-Detlef Schaefer
DOI:
关键词:
摘要: An electronic circuit includes a first and second PLL stage (PLL 1 , 2 ) that can be switched in parallel or series depending on locking of the one circuits to an input signal (IN). When parallel, only is actively supplying clock output circuit. The continues trying lock onto A detector (LD) monitors status (IN) and, upon locking, sets switches (S S couple ), ).
lens.org 参考文章(7)
Michael Sobelman, Bruno Garlepp, Cascaded locked-loop circuits deriving high-frequency, low noise clock signals from a jittery, low-frequency reference ,(2004)
Klaus-Hartwig Rieder, Circuit arrangement for a clock generator ,(1994)
Feng Lin, Capture clock generator using master and slave delay locked loops ,(2001)
Takafumi Ezaki, 貴文 江崎, Digital pll circuit and clock generating method ,(1998)
Paul S. Dara, Telephone communication system having an enhanced timing circuit ,(1992)
Masayuki Mizuno, Phase lock loop having a reduced synchronization transfer period ,(1995)
Anatoli Rapoport, Emanuel Nachum, Apparatus for clock signal distribution, with transparent switching capability between two clock distribution units ,(1999)