Finite Element Modeling of System Design and Testing Conditions for Component Solder Ball Reliability Under Impact

作者: Xuejun Fan , A. S. Ranouta

DOI: 10.1109/TCPMT.2012.2204884

关键词:

摘要: In this paper, the effects of system design and testing conditions on dynamic behavior solder balls components are studied through finite element analysis. The current JEDEC drop test board (JESD22-B111) is used as a baseline model. model then extended to several new configurations, which consider major component placement, secondary attachment, orientations at level. Some findings summarized follows. There exists region near mounting support, where bends in opposite direction center. This localized bend mode causes excessive stresses for close support areas. attachment side has different effects: symmetric placement can reduce component. However, off-centered gives rise additional far edge component, therefore lead higher failure rate. Components respond differently under 0° (face-down) 180° (face-up) horizontal drops, respectively, magnitude tensile compressive one vibrational period not symmetric. addition, may be worst orientation ball damages, compared other orientations. vertical (90°) very limited damages balls. above predictions have been verified experimentally. results provide insight system- board-level designs product development.

参考文章(21)
D.Y.R. Chong, H.J. Toh, B.K. Lim, P.T.H. Low, J.H.L. Pang, F.X. Che, B.S. Xiong, Luhua Xu, Drop reliability performance assessment for PCB assemblies of chip scale packages (CSP) electronic packaging technology conference. ,vol. 1, pp. 262- 269 ,(2005) , 10.1109/EPTC.2005.1614404
E. H. Wong, Y-W Mai, S. K. W. Seah, Board Level Drop Impact—Fundamental and Parametric Analysis Journal of Electronic Packaging. ,vol. 127, pp. 496- 502 ,(2005) , 10.1115/1.2065747
Pradeep Lall, Sameep Gupte, Prakriti Choudhary, Jeff Suhling, Solder-joint reliability in electronics under shock and vibration using explicit finite-element sub-modeling electronic components and technology conference. ,vol. 30, pp. 74- 83 ,(2006) , 10.1109/TEPM.2006.890642
Tong Yan Tee, Bin Tan Long, Rex Anderson, Shen Ng Hun, Jim Hee Low, Choong Peng Khoo, Robert Moody, Boyd Rogers, Advanced Analysis of WLCSP Copper Interconnect Reliability under Board Level Drop Test electronics packaging technology conference. pp. 1086- 1095 ,(2008) , 10.1109/EPTC.2008.4763574
Pradeep Lall, Dhananjay Panchagade, Deepti Iyengar, Sandeep Shantaram, Jeff Suhling, Hubert Schrier, High Speed Digital Image Correlation for Transient-Shock Reliability of Electronics electronic components and technology conference. pp. 924- 939 ,(2007) , 10.1109/ECTC.2007.373908
E. H. Wong, C. T. Lim, J. E. Field, V. B. C. Tan, V. P. W. Shim, K. M. Lim, S. K. W. Seah, Tackling the Drop Impact Reliability of Electronic Packaging 2003 International Electronic Packaging Technical Conference and Exhibition, Volume 1. pp. 757- 763 ,(2003) , 10.1115/IPACK2003-35101
Amarinder Singh Ranouta, Xuejun Fan, Investigations of solder ball drop reliability: BGA versus WLP international conference on electronic packaging technology. pp. 1- 6 ,(2011) , 10.1109/ICEPT.2011.6066911
X.J. Fan, B. Varia, Q. Han, Design and optimization of thermo-mechanical reliability in wafer level packaging Microelectronics Reliability. ,vol. 50, pp. 536- 546 ,(2010) , 10.1016/J.MICROREL.2009.11.010