Radiation-induced Soft Errors: A Chip-level Modeling Perspective

作者: Norbert Seifert

DOI: 10.1561/1000000018

关键词:

摘要: Chip-level soft-error rate (SER) estimation can come from two sources: direct experimental measurement and simulation. Because SER mitigation decisions need to be made very early in the product design cycle, long before Si is available, a simulation-based methodology of chip-level radiation-induced soft error rates that fast reasonably accurate crucial reliability success final product. The following contribution summarizes selected publications are deemed relevant by author enable truly methodology. Although strategies concepts described have microprocessors manufactured bulk CMOS technologies mind, there no fundamental reason why they cannot applied other different types integrated circuits (ICs).

参考文章(135)
Shubu Mukherjee, Architecture Design for Soft Errors ,(2008)
Kenneth C. Sevcik, Edward D. Lazowska, G. Scott Graham, John Zahorjan, Quantitative System Performance. Int. CMG Conference. pp. 826- 828 ,(1985)
Mark A. Horowitz, Timing Models for MOS Circuits Stanford University. ,(1983)
Mark Lundstrom, Fundamentals of carrier transport ,(1990)
Edward D. Lazowska, G. Scott Graham, John Zahorjan, Kenneth C. Sevcik, Quantitative system performance: computer system analysis using queueing network models Int. CMG Conference. pp. 468- 470 ,(1984)
H.T. Nguyen, Y. Yagil, A systematic approach to SER estimation and solutions international reliability physics symposium. pp. 60- 70 ,(2003) , 10.1109/RELPHY.2003.1197722
Yoshiharu Tosaka, Hideo Ehara, Mitsuaki Igeta, Taiki Uemura, Hideki Oka, Nobuyuki Matsuoka, Kichiji Hatanaka, Comprehensive study of soft errors in advanced CMOS circuits with 90/130 nm technology international electron devices meeting. pp. 941- 944 ,(2004) , 10.1109/IEDM.2004.1419339