Energy Recycling From Multigigahertz Clocks Using Fully Integrated Switching Converters

作者: Samad Sheikhaei , Mehdi Alimadadi , Guy G. F. Lemieux , Shahriar Mirabbasi , William G. Dunford

DOI: 10.1109/TPEL.2012.2237041

关键词:

摘要: Large digital chips use a significant amount of energy to broadcast low-skew, multigigahertz clock millions latches located throughout the chip. Every cycle, large aggregate capacitance network is charged from supply and then discharged ground. Instead wasting this stored energy, it possible recycle by controlling its delivery another part chip using an on-chip dc-dc converter. The driver switching converter circuits share many compatible characteristics that allow them be merged into single design fully integrated on-chip. Our buck prototype, manufactured in 90-nm CMOS, provides proof-of-concept can recycled other parts chip, thus lowering overall consumption. It also confirms monolithic converters utilizing zero-voltage implemented deep-submicrometer CMOS. With operation, inductors capacitors small area with low losses. Combining power MOSFET drivers necessary as well being space efficient. We present analysis losses which we confirm experimentally comparing circuit conventional driver.

参考文章(22)
G. Villar, E. Alarcon, F. Guinjoan, A. Poveda, Optimized design of MOS capacitors in standard CMOS technology and evaluation of their Equivalent Series Resistance for power applications international symposium on circuits and systems. ,vol. 3, pp. 451- 454 ,(2003) , 10.1109/ISCAS.2003.1205053
Gaurav Mittal, Jose Paredes, Juergen Pille, Phillip J. Restle, Balaram Sinharoy, George Smith, William J. Starke, Scott Taylor, A. James Van Norstrand, Stephen Weitzel, Phillip G. Williams, Victor Zyuban, Dieter F. Wendel, Ron Kalla, James Warnock, Robert Cargnoni, Sam G. Chu, Joachim G. Clabes, Daniel Dreps, David Hrusecky, Josh Friedrich, Saiful Islam, Jim Kahle, Jens Leenstra, POWER7™, a Highly Parallel, Scalable Multi-Core High End Server Processor IEEE Journal of Solid-state Circuits. ,vol. 46, pp. 145- 161 ,(2011) , 10.1109/JSSC.2010.2080611
Mehdi Alimadadi, Samad Sheikhaei, Guy Lemieux, Shahriar Mirabbasi, Patrick Palmer, A 3GHz Switching DC-DC Converter Using Clock-Tree Charge-Recycling in 90nm CMOS with Integrated Output Filter international solid-state circuits conference. pp. 532- 620 ,(2007) , 10.1109/ISSCC.2007.373529
M. Bathily, B. Allard, F. Hasbani, A 200-MHz Integrated Buck Converter With Resonant Gate Drivers for an RF Power Amplifier IEEE Transactions on Power Electronics. ,vol. 27, pp. 610- 613 ,(2012) , 10.1109/TPEL.2011.2119380
S.C. Chan, K.L. Shepard, P.J. Restle, Uniform-phase uniform-amplitude resonant-load global clock distributions international solid state circuits conference. ,vol. 40, pp. 102- 109 ,(2005) , 10.1109/JSSC.2004.838005
Benjamin Stolt, Yonatan Mittlefehldt, Sanjay Dubey, Gaurav Mittal, Mike Lee, Joshua Friedrich, Eric Fluhr, Design and Implementation of the POWER6 Microprocessor IEEE Journal of Solid-state Circuits. ,vol. 43, pp. 21- 28 ,(2008) , 10.1109/JSSC.2007.910963
S.C. Chan, K.L. Shepard, P.J. Restle, Distributed Differential Oscillators for Global Clock Networks IEEE Journal of Solid-state Circuits. ,vol. 41, pp. 2083- 2094 ,(2006) , 10.1109/JSSC.2006.880610
Gerhard Schrom, Peter Hazucha, Jaehong Hahn, Donald S Gardner, Bradley A Bloechel, Greg Dermer, Siva G Narendra, Tanay Karnik, Vivek De, None, A 480-MHz, multi-phase interleaved buck DC-DC converter with hysteretic control power electronics specialists conference. ,vol. 6, pp. 4702- 4707 ,(2004) , 10.1109/PESC.2004.1354830
F. Zhang, P.R. Kinget, Design of Components and Circuits Underneath Integrated Inductors IEEE Journal of Solid-state Circuits. ,vol. 41, pp. 2265- 2271 ,(2006) , 10.1109/JSSC.2006.881547
Wonyoung Kim, Meeta S. Gupta, Gu-Yeon Wei, David Brooks, System level analysis of fast, per-core DVFS using on-chip switching regulators high-performance computer architecture. pp. 123- 134 ,(2008) , 10.1109/HPCA.2008.4658633