Optimized design of MOS capacitors in standard CMOS technology and evaluation of their Equivalent Series Resistance for power applications
作者： G. Villar , E. Alarcon , F. Guinjoan , A. Poveda
DOI: 10.1109/ISCAS.2003.1205053
关键词:
摘要: … circuit (current-steering DAC) which uses the MOSFET capacitor shldied in this paper for decoupling digital loads. The figure illustrates how the modularity of the MOSFET array …
sci-hub.se 参考文章(5)
S. Sakiyama, J. Kajiwara, M. Kinoshita, K. Satomi, K. Ohtani, A. Matsuzawa, An on-chip high-efficiency and low-noise DC/DC converter using divided switches with current control technique international solid-state circuits conference. pp. 156- 157 ,(1999) , 10.1109/ISSCC.1999.759172
S. Iyengar, T.M. Liakopoulos, C.H. Ahn, A DC/DC boost converter toward fully on-chip integration using new micromachined planar inductors power electronics specialists conference. ,vol. 1, pp. 72- 76 ,(1999) , 10.1109/PESC.1999.788983
S. Ajram, G. Salmer, Ultrahigh frequency DC-to-DC converters using GaAs power switches IEEE Transactions on Power Electronics. ,vol. 16, pp. 594- 602 ,(2001) , 10.1109/63.949492
P. Larsson, Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance IEEE Journal of Solid-state Circuits. ,vol. 32, pp. 574- 576 ,(1997) , 10.1109/4.563679
Xiaodong Jin, Jia-Jiunn Ou, Chih-Hung Chen, Weidong Liu, M.J. Deen, P.R. Gray, Chenming Hu, An effective gate resistance model for CMOS RF and noise modeling international electron devices meeting. pp. 961- 964 ,(1998) , 10.1109/IEDM.1998.746514