System and method for managing table lookaside buffer performance
作者： Jeffrey Bonwick , George Cameron , Blake Jones
DOI:
关键词:
摘要: A computer system comprising a main memory and processor die coupled to the by first bus. The includes core cache multiple base bounds registers (BBRS). Each of BBRs have virtual address field, an ending field physical field. has table lookaside buffer (TLB) entry stored therein.
lens.org 参考文章(6)
Lixin Zhang, John Carter, Curt F. Schimmel, Michael Parker, Steven C. Miller, Martin M. Deneroff, System and method for performing address translation in a computer system ,(2004)
Bryan Mark Willman, Paul England, Marcus Peinado, Memory isolation through address translation data edit control ,(2002)
Jon A. Masamitsu, James C. Rasbold, Stuart W. Hawkinson, Richard E. Hessel, Steven G. Oslon, David A. Seberger, Gregory G. Gaertner, Linda J. O'Gara, Kelly T. O'Hair, Timothy J. Cramer, Mark D. Johnson, Steve S. Chen, Keith J. Thompson, Jeremiah D. Burke, Ashok Chandramouli, George A. Spix, Diane M. Wengelski, Don A. Van Dyke, Giacomo G. Brussino, II Robert E. Strout, David M. Cox, David M. Barkai, Method and apparatus for user side scheduling in a multiprocessor operating system program that implements distributive scheduling of processes ,(1993)
Yousef A. Khalidi, Madhusudhan Talluri, Dock G. Williams, Vikram P. Joshi, Virtual memory computer apparatus and address translation mechanism employing hashing scheme and page frame descriptor that support multiple page sizes ,(1993)
Jonathan Rosen, Earl T. Cohen, Optimizing cached access to stack storage ,(2005)
John D. DeTreville, Bryan M. Willman, Paul England, Method and system for restricting the load of physical address translations of virtual addresses ,(2000)