Method and apparatus for detecting and tracking private pages in a shared memory multiprocessor
作者： Patrick N. Conway
DOI:
关键词:
摘要: A processor includes a core coupled to an address translation storage structure. The structure plurality of entries, each corresponding memory page. Each entry also physical page, and private page indication that indicates whether any other processors have entry, in either respective or cache memory, maps the controller may inhibit issuance probe message response receiving write request given attribute is associated with indication, no has
lens.org 参考文章(10)
Paul R. Pierce, Anthony M. Zilka, Cache control which inhibits snoop cycles if processor accessing memory is the only processor allowed to cache the memory location ,(1995)
Steven R. Kunkel, Jason Frederick Cantin, Method, apparatus, and computer program product for a cache coherency protocol state that predicts locations of modified memory blocks ,(2005)
Frederick D. Weber, Patrick Conway, Computer system with processor cache that stores remote cache presence information ,(2003)
J.F. Cantin, J.E. Smith, M.H. Lipasti, A. Moshovos, B. Falsafi, Coarse-Grain Coherence Tracking: RegionScout and Region Coherence Arrays IEEE Micro. ,vol. 26, pp. 70- 79 ,(2006) , 10.1109/MM.2006.8
Andreas Moshovos, RegionScout ACM SIGARCH Computer Architecture News. ,vol. 33, pp. 234- 245 ,(2005) , 10.1145/1080695.1069990
Gregory Salyer, Matthew A. Krygowski, William K. Rodiger, Michael Ignatowski, Yee-Ming Ting, Lishing Liu, Michael P. Witt, Patrick M. Gannon, Donald W. Price, Coherence control by data invalidation in selected processor caches without broadcasting to processor caches not having the data ,(1991)
Patrick Conway, Computer system with integrated directory and processor cache ,(2002)
Jeffrey Bonwick, George Cameron, Blake Jones, System and method for managing table lookaside buffer performance ,(2006)
Bill Joy, Gary Lauterbach, Mechanism to reduce interprocessor traffic in a shared memory multi-processor computer system ,(1997)
James L. DePenning, Matthew D. Rench, Mitchell A. Bauman, System and method for performing conflict resolution and flow control in a multiprocessor system ,(2003)