Power scalable processing using distributed arithmetic
作者： Rajeevan Amirtharajah , Thucydides Xanthopoulos , Anantha Chandrakasan
关键词:
摘要: A recent trend in low power design has been the employment of reduced precision processing methods for decreasing arithmetic activity and average dissipation. Such designs can trade off as system requirements change. This work explores potential Distributed Arithmetic (DA) computation structures precision-on-demand computation. We present two proof-of-concept VLSI implementations whose dissipation changes according to performed.
acm.org
researchgate.net 
sci-hub.se 参考文章(14)
Eric P. Smith, Morton Nadler, Pattern recognition engineering ,(1993)
S Hamid Nawab, Alan V Oppenheim, Anantha P Chandrakasan, Joseph M Winograd, Jeffrey T Ludwig, None, Approximate Signal Processing signal processing systems. ,vol. 15, pp. 177- 200 ,(1997) , 10.1023/A:1007986707921
Anantha Chandrakasan, Thucydides Xanthopoulos, Low-power data-dependent transform video and still image coding Massachusetts Institute of Technology. ,(1999)
Self-adjusting Bit-precision For Low-power Digital Filters symposium on vlsi circuits. pp. 123- 124 ,(1997) , 10.1109/VLSIC.1997.623838
P.E. Landman, J.M. Rabaey, Architectural power analysis: The dual bit type method IEEE Transactions on Very Large Scale Integration Systems. ,vol. 3, pp. 173- 187 ,(1995) , 10.1109/92.386219
S.A. White, Applications of distributed arithmetic to digital signal processing: a tutorial review IEEE Assp Magazine. ,vol. 6, pp. 4- 19 ,(1989) , 10.1109/53.29648
S. Uramoto, Y. Inoue, A. Takabatake, J. Takeda, H. Yamashita, H. Terane, M. Yoshimoto, A 100-MHz 2-D discrete cosine transform core processor IEEE Journal of Solid-state Circuits. ,vol. 27, pp. 492- 499 ,(1992) , 10.1109/4.126536
Wen-Hsiung Chen, C. Smith, S. Fralick, A Fast Computational Algorithm for the Discrete Cosine Transform IEEE Transactions on Communications. ,vol. 25, pp. 1004- 1009 ,(1977) , 10.1109/TCOM.1977.1093941
M.-T. Sun, T.-C. Chen, A.M. Gottlieb, VLSI implementation of a 16*16 discrete cosine transform IEEE Transactions on Circuits and Systems. ,vol. 36, pp. 610- 617 ,(1989) , 10.1109/31.92893
J.T. Ludwig, S.H. Nawab, A.P. Chandrakasan, Low-power digital filtering using approximate processing IEEE Journal of Solid-state Circuits. ,vol. 31, pp. 395- 400 ,(1996) , 10.1109/4.494201