Device lithography using multi-level resist systems

摘要: In order to hard-bake the bottom resist layer of a tri-level system for patterning device wafer, is subjected positive ramp heating step (of increasing ambient temperatures).