Built-In Self-Test and Diagnosis of Multiple Embedded Cores in SoCs.
作者： Srinivas M. Garimella , Charles E. Stroud
DOI:
关键词:
摘要:
参考文章(9)
Charles E. Stroud, A Designer’s Guide to Built-In Self-Test ,(2002)
C. Stroud, J. Sunwoo, S. Garimella, J. Harris, Built-in self-test for system-on-chip: a case study international test conference. pp. 837- 846 ,(2004) , 10.1109/TEST.2004.1387347
S. Hamdioui, A.J. van de Goor, Efficient tests for realistic faults in dual-port SRAMs IEEE Transactions on Computers. ,vol. 51, pp. 460- 473 ,(2002) , 10.1109/TC.2002.1004586
A.J. van de Goor, G.N. Gaydadjiev, V.G. Mikitjuk, V.N. Yarmolik, March LR: a test for realistic linked faults vlsi test symposium. pp. 272- 280 ,(1996) , 10.1109/VTEST.1996.510868
M. Psarakis, D. Gizopoulos, A. Paschalis, N. Kranitis, Y. Zorian, Robust and low-cost BIST architectures for sequential fault testing in datapath multipliers vlsi test symposium. pp. 15- 20 ,(2001) , 10.1109/VTS.2001.923412
D. Gizopoulos, A. Paschalis, Y. Zorian, Effective built-in self test for Booth multipliers IEEE Design & Test of Computers. ,vol. 15, pp. 105- 111 ,(1998) , 10.1109/54.706041
M. Abramovici, C.E. Stroud, J.M. Emmert, Online BIST and BIST-based diagnosis of FPGA logic blocks IEEE Transactions on Very Large Scale Integration Systems. ,vol. 12, pp. 1284- 1294 ,(2004) , 10.1109/TVLSI.2004.837989
Miron Abramovici, Charles Stroud, Marty Emmert, Using embedded FPGAs for SoC yield improvement design automation conference. pp. 713- 724 ,(2002) , 10.1145/513918.514099
M. Abramovici, C.E. Stroud, BIST-based test and diagnosis of FPGA logic blocks IEEE Transactions on Very Large Scale Integration Systems. ,vol. 9, pp. 159- 173 ,(2001) , 10.1109/92.920830