Overlapped message passing technique with resource sharing for high speed CMMB LDPC decoder

作者: Joo-Yul Park , Ki-Seok Chung

DOI: 10.1109/TCE.2011.6131126

关键词:

摘要: Today, demands for high speed digital communication are getting bigger due to wide deployment of 4G mobile communications and TV services. Requirement data processing makes forward error correction crucial. LDPC is one the most popular correcting codes. In this paper, we propose a novel decoder China Multimedia Mobile Broadcasting (CMMB) standard. The decoding carried out iteratively, which leads relatively long latency. Also, code words, amount required memory huge. To resolve these issues, Overlapped Message Passing (OMP) algorithm with an efficient resource sharing technique. Using proposed method, find best permuted parity check matrix CMMB improve throughput while minimizing requirement. OMP only, could performance by 10%. avoid potential access conflicts, grouping technique pipelining also proposed. By applying all techniques that in up 451.

参考文章(19)
Tong Zhang, K.K. Parhi, VLSI implementation-oriented (3, k)-regular low-density parity-check codes signal processing systems. pp. 25- 36 ,(2001) , 10.1109/SIPS.2001.957328
M.M. Mansour, N.R. Shanbhag, High-throughput LDPC decoders IEEE Transactions on Very Large Scale Integration Systems. ,vol. 11, pp. 976- 996 ,(2003) , 10.1109/TVLSI.2003.817545
Peng Wang, Yong-en Chen, Low-Complexity Real-Time LDPC Encoder Design for CMMB intelligent information hiding and multimedia signal processing. pp. 1209- 1212 ,(2008) , 10.1109/IIH-MSP.2008.15
Ning Chen, Yongmei Dai, Zhiyuan Yan, Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes signal processing systems. pp. 220- 225 ,(2006) , 10.1109/SIPS.2006.352585
Hiroyuki Yamagishi, Makoto Noda, High throughput hardware architecture for (1440,1344) low-density parity-check code utilizing quasi-cyclic structure 2008 5th International Symposium on Turbo Codes and Related Topics. pp. 78- 83 ,(2008) , 10.1109/TURBOCODING.2008.4658676
Cheng-Zhou Zhan, Xin-Yu Shih, An-Yeu Wu, None, High-performance scheduling algorithm for partially parallel LDPC decoder international conference on acoustics, speech, and signal processing. pp. 3177- 3180 ,(2008) , 10.1109/ICASSP.2008.4518325
Daesun Oh, Keshab K. Parhi, Efficient Highly-Parallel Decoder Architecture for Quasi-Cyclic Low-Density Parity-Check Codes international symposium on circuits and systems. pp. 1855- 1858 ,(2007) , 10.1109/ISCAS.2007.378276
C. Berrou, A. Glavieux, P. Thitimajshima, Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 international conference on communications. ,vol. 2, pp. 1064- 1070 ,(1993) , 10.1109/ICC.1993.397441
Y. Chen, K.K. Parhi, Overlapped message passing for quasi-cyclic low-density parity check codes IEEE Transactions on Circuits and Systems. ,vol. 51, pp. 1106- 1113 ,(2004) , 10.1109/TCSI.2004.826194
Sae-Young Chung, G.D. Forney, T.J. Richardson, R. Urbanke, On the design of low-density parity-check codes within 0.0045 dB of the Shannon limit IEEE Communications Letters. ,vol. 5, pp. 58- 60 ,(2001) , 10.1109/4234.905935