Integrated circuit structure and memory array
作者： Shing Hwa Renn , Shian Jyh Lin
DOI:
关键词:
摘要: An integrated circuit structure includes a plurality of first doped regions disposed in substrate matrix having odd columns and even each immediately adjacent to corresponding one the columns, buried bit lines electrically connect same column matrix, surface above an uppermost substrate, wherein connects matrix.
lens.org 参考文章(36)
Seiichi Shishiguchi, Shuichi Ohya, Masato Sakao, Kiyonori Kajiyana, Yoshihiro Takaishi, Takeshi Akimoto, Shizuo Oguro, Semiconductor memory device having trench isolation regions and bit lines formed thereover ,(1994)
Joon-Soon Park, Semiconductor device with improved overlay margin and method of manufacturing the same ,(2005)
Howard C. Kirsch, Luan C. Tran, Mark Durcan, Trench buried bit line memory devices and methods thereof ,(2003)
Hitoshi Ito, Eiji Ito, Semiconductor memory and method of producing the same ,(2004)
Luan C. Tran, Method to prevent bit line capacitive coupling ,(2002)
Akihiro Nitayama, Katsuhiko Hieda, Semiconductor memory device and method for manufacturing the same ,(2002)
Ronald Kakoschke, Danny Shum, Georg Tempel, One transistor flash memory cell ,(2004)
David H. Wells, Memory array buried digit line ,(2006)