Switching noise optimization in the wake-up phase of leakage-aware power gating structures

作者: Javier Castro , Pilar Parra , Antonio J. Acosta

DOI: 10.1007/978-3-642-11802-9_12

关键词:

摘要: Leakage power dissipation has become a critical issue in advanced pro cess technologies. The use of techniques to reduce leakage consumption with negligible degradation performances is needed for current and next tech nologies. Power gating an effective technique leakage, taking advantage the transistor stacking effect. However, restoration from standby mode power-gated circuits usually introduces large amount switching noise on supply ground networks, that may affect normal operation connected same polarizations. This paper analyzes generated wake-up phase by several power-gat ing techniques, their influence time. best results are redistribute flowing through Vdd Gnd nodes during transition. Simulation obtained basic digital cells 90 nm technology show variation two noise, while maintaining time saving.

参考文章(13)
Anantha Chandrakasan, Siva G. Narendra, Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems) Leakage in Nanometer CMOS Technologies (Series on Integrated Circuits and Systems). ,(2005)
Antonio Rubio, José Luis González, Xavier Aragonès, Analysis and Solutions for Switching Noise Coupling in Mixed-Signal ICs ,(1999)
Kaushik Roy, Sharat Prasad, Low power CMOS VLSI circuit design ,(2000)
Suhwan Kim, S.V. Kosonocky, D.R. Knebel, K. Stawiasz, D. Heidel, M. Immediato, Minimizing inductive noise in system-on-a-chip with multiple power gating structures european solid-state circuits conference. pp. 635- 638 ,(2003) , 10.1109/ESSCIRC.2003.1257215
Anantha P. Chandrakasan, Siva G. Narendra, Leakage in Nanometer CMOS Technologies Leakage in Nanometer CMOS Technologies 1st. pp. 307- 307 ,(2010)
Boray S. Deepaksubramanyan, Adrian Nunez, Analysis of subthreshold leakage reduction in CMOS digital circuits midwest symposium on circuits and systems. pp. 1400- 1404 ,(2007) , 10.1109/MWSCAS.2007.4488809
Suhwan Kim, Stephen V. Kosonocky, Daniel R. Knebel, Understanding and minimizing ground bounce during mode transition of power gating structures Proceedings of the 2003 international symposium on Low power electronics and design - ISLPED '03. pp. 22- 25 ,(2003) , 10.1145/871506.871515
Kimiyoshi Usami, Toshiaki Shirai, Tasunori Hashida, Hiroki Masuda, Seidai Takeda, Mitsutaka Nakata, Naomi Seki, Hideharu Amano, Mitaro Namiki, Masashi Imai, Masaaki Kondo, Hiroshi Nakamura, Design and Implementation of Fine-Grain Power Gating with Ground Bounce Suppression international conference on vlsi design. pp. 381- 386 ,(2009) , 10.1109/VLSI.DESIGN.2009.63