Functional cache chip for improved system performance
作者： Richard E. Matick
DOI: 10.1147/RD.331.0015
关键词:
摘要:
acm.org 
sci-hub.se 参考文章(6)
D. Fier, R. Caulk, P. Torgerson, D. Breid, R. Bradley, K. LeClair, A 36/72b CMOS micro-mainframe chip set international solid-state circuits conference. pp. 26- 27 ,(1986) , 10.1109/ISSCC.1986.1156955
M. Y. Hsiao, D. C. Bossen, R. T. Chien, Orthogonal Latin Square Codes IBM Journal of Research and Development. ,vol. 14, pp. 390- 394 ,(1970) , 10.1147/RD.144.0390
Richard E. Matick, Computer storage systems and technology ,(1977)
R. E. Matick, D. T. Ling, Architecture implications in the design of microprocessors Ibm Systems Journal. ,vol. 23, pp. 264- 280 ,(1984) , 10.1147/SJ.233.0264
S.E. Schuster, B.A. Chappell, R.L. Franch, P.F. Greier, S.P. Klepner, F.J. Lai, P.W. Cook, R.A. Lipa, R.J. Perry, W.F. Pokorny, M.A. Roberge, A 15-ns CMOS 64K RAM international solid-state circuits conference. ,vol. 21, pp. 704- 712 ,(1986) , 10.1109/JSSC.1986.1052598
R.L. Mattson, J. Gecsei, D. R. Slutz, I. L. Traiger, Evaluation techniques for storage hierarchies IBM Systems Journal. ,vol. 9, pp. 78- 117 ,(1970) , 10.1147/SJ.92.0078