Method for the simultaneous formation of via-holes and wraparound plating on semiconductor chips

作者: Chang-Hwang Hua , Ding-Yuan S. Day , Adrian C. Lee , Simon S. Chan

DOI:

关键词:

摘要: Metallized via-holes and a wraparound metal plating are simultaneously formed on semiconductor chips by patterning photoresist mask the front surface of wafer to open windows over pads as well grid areas where is desired; etching off exposed if necessary forming grooves in reactive ion depth which less than total thickness wafer; depositing thin conductive film along walls electroless methods; with electrolytic removing back ("backlapping") floors both via-holes, expose wall separate individual chips; and, complete grounding path.

参考文章(11)
Charles R. Snider, Alan W. Swanson, Frank H. Spooner, Selective epitaxial etch planar processing for gallium arsenide semiconductors ,(1982)
Charles R. Snider, John L. Heaton, Frank H. Spooner, Selective epitaxial growth of gallium arsenide with selective orientation ,(1983)
Saligrama N. Subbarao, Ho-Chung Huang, Method for fabricating via holes in a semiconductor wafer ,(1981)
Richard Allen Wydro, Benjamin Howell Cranston, Method of providing electrically conductive substrate through-holes ,(1967)
Alexander D. Butherus, Lucian A. D'Asaro, Method for etching III-V semiconductors and devices made by this method ,(1980)
Tatuzo Hakuzen, Yasunori Ito, Hideo Ohta, Fusao Takagi, Process for producing printed circuit boards ,(1984)