Comprehensive fault diagnosis of combinational circuits

作者: David Bryan Lavo , Tracy Larrabee

DOI:

关键词:

摘要: Determining the source of failure in a defective circuit is an important but difficult task. Important, since finding and fixing root cause defects can lead to increased product quality greater profitability; difficult, because number locations variety mechanisms whereby modern fail are increasing dramatically with each new generation circuits. This thesis presents method for diagnosing faults combinational VLSI While it consists several distinct stages specializations, this designed be consistent three main principles: practicality, probability precision. The proposed approach practical, as uses relatively simple modeling algorithms, limited computation, enable diagnosis even very large It also probabilistic , imposing probability-based framework resist inherent noise uncertainty fault diagnosis, allow combined use multiple models, data sets towards single diagnostic result. Finally, precise, using iterative move from abstract models complex specific behaviors. The system address both initial stage when nothing known about or types present, well end-stage which arbitrarily-specific applied reach desired level deals logic fails quiescent current (IDDQ) test failures. addresses problem size dictionary-based doing so introduces concept low-resolution diagnosis.

参考文章(45)
Vin Ratford, Paul Keating, Integrating Guided Probe and Fault Dictionary: An Enhanced Diagnostic Approach. international test conference. pp. 304- 311 ,(1986)
Kenneth R. Bowden, Jeremy Richman, The Modern Fault Dictionary. international test conference. pp. 696- 702 ,(1985)
Stephen Chak Tornay, Ockham: studies and selections, ,(1938)
A.E. Gattiker, W. Maly, Current signatures [VLSI circuit testing] vlsi test symposium. pp. 112- 117 ,(1996) , 10.1109/VTEST.1996.510844
William Randolph Simpson, John W. Sheppard, System test and diagnosis ,(1994)
Miron Abramovici, Melvin A. Breuer, Arthur D. Friedman, Digital Systems Testing and Testable Design ,(1990)
E. Lindbloom, J. A. Waicukauski, Edward B. Eichelberger, Structured Logic Testing Prentice Hall Professional Technical Reference. ,(1990)
S.D. Millman, E.J. McCluskey, J.M. Acken, Diagnosing CMOS bridging faults with stuck-at fault dictionaries international test conference. pp. 860- 870 ,(1990) , 10.1109/TEST.1990.114104
P. Nigh, D. Forlenza, F. Motika, Application and analysis of IDDQ diagnostic software international test conference. pp. 319- 327 ,(1997) , 10.1109/TEST.1997.639633
T. Bartenstein, D. Heaberlin, L. Huisman, D. Sliwinski, Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm Proceedings International Test Conference 2001 (Cat. No.01CH37260). pp. 287- 296 ,(2001) , 10.1109/TEST.2001.966644