System-level simulation of a noisy phase-locked loop

作者: F. Herzel , M. Piz

DOI:

关键词:

摘要: This paper presents a compact model of noisy phase-locked loop (PLL) for inclusion in time-domain system simulation. The phase noise the reference is modeled as Wiener process, and contribution voltage-controlled oscillator (VCO) described an Ornstein-Uhlenbeck process. applied to error modeling 60 GHz OFDM including correction common error. A close agreement observed between simulation frequency-domain model.

参考文章(21)
Wolfgang Rave, Denis Petrovic, Gerhard Fettweis, Performance Comparison of OFDM Transmission Affected by Phase Noise with and without PLL Springer, Dordrecht. pp. 509- 516 ,(2004) , 10.1007/978-94-017-0502-8_57
Crispin W. Gardiner, Handbook of Stochastic Methods Springer Series in Synergetics. ,(1983) , 10.1007/978-3-662-02377-8
A. Fakhfakh, N. Milet-Lewis, Y. Deval, H. Levi, Study and behavioural simulation of phase noise and jitter in oscillators international symposium on circuits and systems. ,vol. 5, pp. 323- 326 ,(2001) , 10.1109/ISCAS.2001.922050
T. Pollet, M. Van Bladel, M. Moeneclaey, BER sensitivity of OFDM systems to carrier frequency offset and Wiener phase noise IEEE Transactions on Communications. ,vol. 43, pp. 191- 193 ,(1995) , 10.1109/26.380034
R.G. Medhurst, Topics in the Theory of Random Noise Electronics and Power. ,vol. 15, pp. 30- ,(1969) , 10.1049/EP.1969.0039
Frank Herzel, Wolfgang Winkler, Johannes Borngraeber, Jitter and phase noise in oscillators and phase-locked loops Second International Symposium on Fluctuations and Noise. ,vol. 5473, pp. 16- 26 ,(2004) , 10.1117/12.544269
A. Mehrotra, Noise analysis of phase-locked loops IEEE Transactions on Circuits and Systems I-regular Papers. ,vol. 49, pp. 1309- 1316 ,(2002) , 10.1109/TCSI.2002.802347
M. Takahashi, K. Ogawa, K.S. Kundert, VCO jitter simulation and its comparison with measurement asia and south pacific design automation conference. pp. 85- 88 ,(1999) , 10.1109/ASPDAC.1999.759717
J.A. McNeill, Jitter in ring oscillators IEEE Journal of Solid-state Circuits. ,vol. 32, pp. 870- 879 ,(1997) , 10.1109/4.585289