Frequency-dividing circuit
作者： O Oki Electric Tanaka , O Oki Electric Shikata , Makoto C , O Oki Electric Akiyama , Masahiro C
DOI:
关键词:
摘要: ABSTRACT OF THE DISCLOSURE In a frequency-dividing circuit for producing an output having frequency half that of its input, pair terminals latch are connected to input delay means and also receive through transistors the outputs means. A single-phase signal is control electrodes turn on off transistors. When turned from states transferred invert circuit, complementary circuits in off, no change occurs circuit. this way inverted each time on. frequency-divided can therefore be derived at one first second Either or both inverters may replaced by NAND gate NOR permitting reset
lens.org 参考文章(9)
Liang-Tsai Lin, Write strobe generator for clock synchronized memory. ,(1983)
Rodney J. Means, Gene A. Schriber, Flip-flop false output rejection circuit ,(1975)
M. Rocchi, B. Gabillard, GaAs digital dynamic ICs for applications up to 10 Ghz IEEE Journal of Solid-state Circuits. ,vol. 18, pp. 369- 376 ,(1983) , 10.1109/JSSC.1983.1051954
Ando Tsuyoshi, Kodama Yukuo, Dynamic binary counter circuit ,(1974)
Izuhiko Nishimura, Electronic circuit for eliminating chatter ,(1975)
Marc Rocchi, Frequency divider by two ,(1984)
Yee Seening, High frequency bistable transistor counter ,(1962)
Otto Herbert Bismarck, Pulse staggering circuit ,(1977)
Takahiro Okabe, Kenji Kaneko, Flip-flop circuit ,(1976)