Add-On Memory Coherence Directory
作者： David M. Daly
DOI:
关键词:
摘要: A mechanism is provided for memory coherence in a multiple processor system. Responsive to access resulting cache miss given processor, the determines whether region being accessed marked as directory-based. determining directory-based, accesses directory entry corresponding identify home chip page using directory-based protocol. The forwards request perform access.
lens.org 参考文章(63)
Iulin Lih, Hongbo Shi, Naxin Zhang, Chenghong He, Method for peer to peer cache forwarding ,(2013)
Iulin Lih, Hongbo Shi, Naxin Zhang, Chenghong He, Handling cache write-back and cache eviction for cache coherence ,(2013)
Lior Aronovich, Ron Asher, Distributed Shared Caching for Clustered File Systems ,(2008)
Warren Fritz Kruger, Mark Hummel, Philip J. Rogers, Eric Demers, Systems and methods for processing memory requests ,(2010)
Bradford M. Beckmann, Arkaprava Basu, Steven K. Reinhardt, Region privatization in directory-based cache coherence ,(2011)
Drew E. Wingard, Doddaballapur N. Jayashimha, Scalable cache coherence for a network on a chip ,(2013)
Manu Gulati, Joseph B. Rowlands, Scalable cache coherent distributed shared memory processing system ,(2003)
Ian Rudolf Bratt, Anant Agarwal, Matthew Mattina, Caching in multicore and multiprocessor architectures ,(2007)
Sandip Das, Sanjay Patel, Srinivasan R. Iyengar, Shukur Moulali Pathan, Yoganand Chillarige, Prashant Jain, Resource sharing to reduce implementation costs in a multicore processor ,(2010)
Guy L. Guthrie, William J. Starke, Charles F. Marino, Derek E. Williams, Aggregate data processing system having multiple overlapping synthetic computers ,(2012)