Methods of forming an interconnect on a semiconductor substrate

作者: Donald S. Gardner , Xiao-Chun Mu , David B. Fraser , Srinivasan Sivaram

DOI:

关键词:

摘要: A device and methods of forming an interconnection within a prepatterned channel in semiconductor are described. The present invention includes method interconnect device. first dielectric layer is deposited over substrate patterned to form contact opening that subsequently filled with plug. second the channel, wherein acts as etch stop prevent etching substrate. also interconnect. chapel. metal channel. polished alkaline solution remove does not lie chapel further silicon nitride layer. conductive material. on plug such all lies part

参考文章(38)
Robert R. Joseph, Man-Chong Wong, Composite insulator structure ,(1983)
Arthur M. Wilson, Clyde R. Fuller, Prabhakar B. Ghate, Maximum density interconnections for large scale integrated circuits ,(1977)
Robbie W. Skinner, Joseph B. Delaney, Clyde R. Fuller, Semiconductor circuit having metallization with TiW ,(1987)
Charles L. Standley, William L. Guthrie, Carter W. Kaanta, John E. Cronin, Kathleen A. Perry, William J. Patrick, Barbara J. Luther, Melanie M. Chow, Method for producing coplanar multi-level metal/insulator films on a substrate and for forming patterned conductive lines simultaneously with stud vias ,(1985)
Carter W. Kaanta, James K. Paulsen, Michael A. Leach, William J. Cote, Via-filling and planarization technique ,(1988)
J.J. Estabil, H.S. Rathore, E.N. Levine, Electromigration improvements with titanium underlay and overlay in Al(Cu) metallurgy international ieee vlsi multilevel interconnection conference. pp. 242- 248 ,(1991) , 10.1109/VMIC.1991.152994
Susan J. LaMaire, Umar M. Ahmad, Keshav B. Prasad, Daniel G. Berger, Kwong H. Wong, Sudipta K. Ray, Ananda Kumar, Selective plating method for forming integral via and wiring layers ,(1991)