Mapping of generalized template matching onto reconfigurable computers
作者： Xuejun Liang , J.S.-N. Jean
DOI: 10.1109/TVLSI.2003.812306
关键词:
摘要: Image processing algorithms for template matching, two-dimensional (2-D) digital filtering, morphologic operations, and motion estimation share some common properties. They can all benefit from using reconfigurable computers that use coprocessor boards based on field-programmable gate array (FPGA) chips. This paper characterizes those applications as generalized matching (GTM) operations describes the mapping of GTM onto computers. A three-step approach is described. The first two steps enumerate prune design space basic building blocks, which consist FPGA buffers computation cores. last step to achieve a solution through an optimal combination these blocks where cost function time constraints are board resources. Various presented so introduce options blocks. Algorithms used Experimental results summarized reveal relationship between resource parameters.
acm.org
sci-hub.se 参考文章(30)
A.A. Duncan, D.C. Hendry, P. Gray, An overview of the COBRA-ABS high level synthesis system for multi-FPGA systems field-programmable custom computing machines. pp. 106- 115 ,(1998) , 10.1109/FPGA.1998.707888
Xuejun Liang, Jack Jean, Karen Tomko, Data Buffering and Allocation in Mapping Generalized Template Matching on Reconfigurable Systems The Journal of Supercomputing. ,vol. 19, pp. 77- 91 ,(2001) , 10.1023/A:1011196613858
Bruce A. Draper, A. P. Willem Böhm, Jeff Hammes, Walid Najjar, J. Ross Beveridge, Charlie Ross, Monica Chawathe, Mitesh Desai, José Bins, Compiling SA-C Programs to FPGAs: Performance Results international conference on computer vision systems. pp. 220- 235 ,(2001) , 10.1007/3-540-48222-9_15
Daniel D. Gajski, Steve Y.-L. Lin, Nikil D. Dutt, Allen C.-H. Wu, High ― Level Synthesis: Introduction to Chip and System Design ,(1992)
Markus Weinhardt, Wayne Luk, Memory Access Optimization and RAM Inference for Pipeline Vectorization field programmable logic and applications. pp. 61- 70 ,(1999) , 10.1007/978-3-540-48302-1_7
Wayne Wolf, Andrés Takach, Tien-Chien Lee, Architectural Optimization Methods for Control-Dominated Machines Springer, Boston, MA. pp. 231- 254 ,(1991) , 10.1007/978-1-4615-3966-7_10
M.B. Gokhale, J.M. Stone, NAPA C: compiling for a hybrid RISC/FPGA architecture field-programmable custom computing machines. pp. 126- 135 ,(1998) , 10.1109/FPGA.1998.707890
Kiran Bondalapati, Pedro Diniz, Phillip Duncan, John Granacki, Mary Hall, Rajeev Jain, Heidi Ziegler, DEFACTO: A Design Environment for Adaptive Computing Technology international parallel processing symposium. pp. 570- 578 ,(1999) , 10.1007/BFB0097941
T.J. Callahan, J.R. Hauser, J. Wawrzynek, The Garp architecture and C compiler Computer. ,vol. 33, pp. 62- 69 ,(2000) , 10.1109/2.839323
B. R. Rau, C. D. Glaeser, Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing international symposium on microarchitecture. ,vol. 12, pp. 183- 198 ,(1981) , 10.1145/1014192.802449