Experiencing a problem-based learning approach for teaching reconfigurable architecture design
作者： Erwan Fabiani
DOI: 10.1155/2009/923415
关键词:
摘要: This paper presents the "reconfigurable computing" teaching part of a computer science master course (first year) on parallel architectures. The practical work sessions this rely active pedagogy using problem-based learning, focused designing reconfigurable architecture for implementation an application class image processing algorithms. We show how successive steps project permit student to experiment with several fundamental concepts computing at different levels. Specific experiments include exploitation architectural parallelism, dataflow and communicating component-based design, configurability-specificity tradeoffs.
hindawi.com参考文章(13)
Peter H. Welch, David C. Wood, The Kent retargetable occam compiler WoTUG '96 Proceedings of the 19th world occam and transputer user group technical meeting on Parallel processing developments. pp. 143- 166 ,(1996)
Alexander Marquardt, Vaughn Betz, Jonathan Rose, Architecture and CAD for Deep-Submicron FPGAS ,(1999)
C. Dezan, L. Lagadec, B. Pottier, Object oriented approach for modeling digital circuits microelectronics systems education. pp. 51- 52 ,(1999) , 10.1109/MSE.1999.787033
V. Muthukumar, D.V. Rao, Image processing algorithms on reconfigurable architecture using HandelC digital systems design. pp. 218- 226 ,(2004) , 10.1109/DSD.2004.54
K Benkrid, D Crookes, A Benkrid, Towards a general framework for FPGA based image processing using hardware skeletons parallel computing. ,vol. 28, pp. 1141- 1154 ,(2002) , 10.1016/S0167-8191(02)00106-0
Alex Stojcevski, David Fitrio, Project Based Learning Curriculum in Microelectronics Engineering international conference on parallel and distributed systems. pp. 773- 777 ,(2008) , 10.1109/ICPADS.2008.128
C. Bobda, Building up a course in reconfigurable computing microelectronics systems education. pp. 7- 8 ,(2005) , 10.1109/MSE.2005.22
César Torres-Huitzil, Miguel Arias-Estrada, FPGA-based configurable systolic architecture for window-based image processing EURASIP Journal on Advances in Signal Processing. ,vol. 2005, pp. 1024- 1034 ,(2005) , 10.1155/ASP.2005.1024
Xuejun Liang, J.S.-N. Jean, Mapping of generalized template matching onto reconfigurable computers international conference on computer design. ,vol. 11, pp. 485- 498 ,(2003) , 10.1109/TVLSI.2003.812306
Erwan Fabiani, Christophe Gouyen, Bernard Pottier, Intermediate Level Components for Reconfigurable Platforms international conference / workshop on embedded computer systems: architectures, modeling and simulation. pp. 59- 68 ,(2004) , 10.1007/978-3-540-27776-7_7