Configuration code generation and optimizations for heterogeneous reconfigurable DSPs
作者： Suet-Fei Li , M. Wan , J. Rabaey
关键词:
摘要: In this paper we describe a code generation and optimization process for reconfigurable architectures targeting digital signal processing wireless communication applications. The ability to generate efficient compact is essential the success of architectures. Otherwise, overhead reconfiguring could easily become system bottleneck. Our includes evaluation set tradeoffs in design, software engineering as well usage local global techniques. By doing so are able achieve results significantly lower overhead.
sci-hub.se 参考文章(12)
Arthur Abnous, Katsunori Seno, Yuji Ichikawa, Marlene Wan, Jan Rabaey, Evaluation of a low-power reconfigurable DSP architecture Lecture Notes in Computer Science. pp. 55- 60 ,(1998) , 10.1007/3-540-64359-1_673
R. Razdan, K. Brace, M.D. Smith, PRISC software acceleration techniques international conference on computer design. pp. 145- 149 ,(1994) , 10.1109/ICCD.1994.331875
S.M. Scalera, J.R. Vazquez, The design and implementation of a context switching FPGA field-programmable custom computing machines. pp. 78- 85 ,(1998) , 10.1109/FPGA.1998.707884
Gregory R. Goslin, Guide to using field programmable gate arrays (FPGAs) for application-specific digital signal processing performance Proceedings of SPIE. ,vol. 2914, pp. 321- 331 ,(1996) , 10.1117/12.255830
Ira A. Gerson, Mark A. Jasiuk, Vector Sum Excited Linear Prediction (VSELP) Springer, Boston, MA. pp. 69- 79 ,(1991) , 10.1007/978-1-4615-3266-8_8
Hui Zhang, Marlene Wan, V. George, J. Rabaey, Interconnect architecture exploration for low-energy reconfigurable single-chip DSPs Proceedings. IEEE Computer Society Workshop on VLSI '99. System Design: Towards System-on-a-Chip Paradigm. pp. 2- 8 ,(1999) , 10.1109/IWV.1999.760456
M. Wan, Y. Ichikawa, D. Lidsky, J. Rabaey, An energy conscious methodology for early design exploration of heterogeneous DSPs custom integrated circuits conference. pp. 111- 117 ,(1998) , 10.1109/CICC.1998.694918
I.A. Gerson, M.A. Jasiuk, Vector sum excited linear prediction (VSELP) speech coding at 8 kbps International Conference on Acoustics, Speech, and Signal Processing. pp. 461- 464 ,(1990) , 10.1109/ICASSP.1990.115749
M. Goel, N.R. Shanbhag, Low-power reconfigurable signal processing via dynamic algorithm transformations (DAT) international conference on acoustics speech and signal processing. ,vol. 5, pp. 3081- 3084 ,(1998) , 10.1109/ICASSP.1998.678177
Scott Hauck, Configuration prefetch for single context reconfigurable coprocessors field programmable gate arrays. pp. 65- 74 ,(1998) , 10.1145/275107.275121